Low-power digital neuron for SOM implementations

R Cambio, D C Hendry

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

A digital implementation of the self-organising map is shown to have reduced power requirements through a strategy of increasing silicon area while reducing the number of clock cycles required to process each element of an input vector. Designs requiring two clock cycles, one clock cycle, and half clock cycle per element of the input vector have been constructed and analysed. The designs offer a reduction in power of a factor of 3 for an increase in silicon area of some 33%.

Original languageEnglish
Pages (from-to)448-450
Number of pages3
JournalElectronics Letters
Volume39
DOIs
Publication statusPublished - 2003

Cite this

Low-power digital neuron for SOM implementations. / Cambio, R ; Hendry, D C .

In: Electronics Letters, Vol. 39, 2003, p. 448-450.

Research output: Contribution to journalArticle

Cambio, R ; Hendry, D C . / Low-power digital neuron for SOM implementations. In: Electronics Letters. 2003 ; Vol. 39. pp. 448-450.
@article{bfb635f3a5de440aaac260c9bb82dd79,
title = "Low-power digital neuron for SOM implementations",
abstract = "A digital implementation of the self-organising map is shown to have reduced power requirements through a strategy of increasing silicon area while reducing the number of clock cycles required to process each element of an input vector. Designs requiring two clock cycles, one clock cycle, and half clock cycle per element of the input vector have been constructed and analysed. The designs offer a reduction in power of a factor of 3 for an increase in silicon area of some 33{\%}.",
author = "R Cambio and Hendry, {D C}",
year = "2003",
doi = "10.1049/el:20030322",
language = "English",
volume = "39",
pages = "448--450",
journal = "Electronics Letters",
issn = "0013-5194",
publisher = "INST ENGINEERING TECHNOLOGY-IET",

}

TY - JOUR

T1 - Low-power digital neuron for SOM implementations

AU - Cambio, R

AU - Hendry, D C

PY - 2003

Y1 - 2003

N2 - A digital implementation of the self-organising map is shown to have reduced power requirements through a strategy of increasing silicon area while reducing the number of clock cycles required to process each element of an input vector. Designs requiring two clock cycles, one clock cycle, and half clock cycle per element of the input vector have been constructed and analysed. The designs offer a reduction in power of a factor of 3 for an increase in silicon area of some 33%.

AB - A digital implementation of the self-organising map is shown to have reduced power requirements through a strategy of increasing silicon area while reducing the number of clock cycles required to process each element of an input vector. Designs requiring two clock cycles, one clock cycle, and half clock cycle per element of the input vector have been constructed and analysed. The designs offer a reduction in power of a factor of 3 for an increase in silicon area of some 33%.

U2 - 10.1049/el:20030322

DO - 10.1049/el:20030322

M3 - Article

VL - 39

SP - 448

EP - 450

JO - Electronics Letters

JF - Electronics Letters

SN - 0013-5194

ER -