Phase Locked Loop System for FACTS

Research output: Contribution to journalArticle

176 Citations (Scopus)

Abstract

This research addresses the special requirements of phase locked loops (PLLs) for a typical application with FACTS elements. A new PLL system that uses adaptation algorithms is developed with the aim of improving speed of responses, robustness to AC voltage depressions, and harmonic rejection. The adaptive PLL consists of the three control units that individually control frequency, phase angle, and voltage magnitude. The voltage controller output is used to compensate for reduced gain caused by the ac voltage magnitude depressions. The output phase angle and its derivative, the frequency. signal, are controlled in two independent control systems in order to enable elimination of frequency and phase error without compromising transient responses. The simulation results are compared with a PLL available with the PSB MATLAB block-set and noticeable improvements are demonstrated. In particular, settling time and overshooting are significantly lower with conditions of reduced ac voltage magnitude.

Original languageEnglish
Pages (from-to)1116-1124
Number of pages8
JournalIEEE Transactions on Power Systems
Volume18
Issue number3
DOIs
Publication statusPublished - Aug 2003

Keywords

  • frequency locked loops
  • modeling
  • phase-locked loops
  • power system control
  • thyristor circuits
  • tracking

Cite this

Phase Locked Loop System for FACTS. / Jovcic, Dragan.

In: IEEE Transactions on Power Systems, Vol. 18, No. 3, 08.2003, p. 1116-1124.

Research output: Contribution to journalArticle

@article{3a92959d88af43d089b83880f8b2192c,
title = "Phase Locked Loop System for FACTS",
abstract = "This research addresses the special requirements of phase locked loops (PLLs) for a typical application with FACTS elements. A new PLL system that uses adaptation algorithms is developed with the aim of improving speed of responses, robustness to AC voltage depressions, and harmonic rejection. The adaptive PLL consists of the three control units that individually control frequency, phase angle, and voltage magnitude. The voltage controller output is used to compensate for reduced gain caused by the ac voltage magnitude depressions. The output phase angle and its derivative, the frequency. signal, are controlled in two independent control systems in order to enable elimination of frequency and phase error without compromising transient responses. The simulation results are compared with a PLL available with the PSB MATLAB block-set and noticeable improvements are demonstrated. In particular, settling time and overshooting are significantly lower with conditions of reduced ac voltage magnitude.",
keywords = "frequency locked loops, modeling, phase-locked loops, power system control, thyristor circuits, tracking",
author = "Dragan Jovcic",
year = "2003",
month = "8",
doi = "10.1109/TPWRS.2003.814885",
language = "English",
volume = "18",
pages = "1116--1124",
journal = "IEEE Transactions on Power Systems",
issn = "0885-8950",
publisher = "IEEE Press",
number = "3",

}

TY - JOUR

T1 - Phase Locked Loop System for FACTS

AU - Jovcic, Dragan

PY - 2003/8

Y1 - 2003/8

N2 - This research addresses the special requirements of phase locked loops (PLLs) for a typical application with FACTS elements. A new PLL system that uses adaptation algorithms is developed with the aim of improving speed of responses, robustness to AC voltage depressions, and harmonic rejection. The adaptive PLL consists of the three control units that individually control frequency, phase angle, and voltage magnitude. The voltage controller output is used to compensate for reduced gain caused by the ac voltage magnitude depressions. The output phase angle and its derivative, the frequency. signal, are controlled in two independent control systems in order to enable elimination of frequency and phase error without compromising transient responses. The simulation results are compared with a PLL available with the PSB MATLAB block-set and noticeable improvements are demonstrated. In particular, settling time and overshooting are significantly lower with conditions of reduced ac voltage magnitude.

AB - This research addresses the special requirements of phase locked loops (PLLs) for a typical application with FACTS elements. A new PLL system that uses adaptation algorithms is developed with the aim of improving speed of responses, robustness to AC voltage depressions, and harmonic rejection. The adaptive PLL consists of the three control units that individually control frequency, phase angle, and voltage magnitude. The voltage controller output is used to compensate for reduced gain caused by the ac voltage magnitude depressions. The output phase angle and its derivative, the frequency. signal, are controlled in two independent control systems in order to enable elimination of frequency and phase error without compromising transient responses. The simulation results are compared with a PLL available with the PSB MATLAB block-set and noticeable improvements are demonstrated. In particular, settling time and overshooting are significantly lower with conditions of reduced ac voltage magnitude.

KW - frequency locked loops

KW - modeling

KW - phase-locked loops

KW - power system control

KW - thyristor circuits

KW - tracking

U2 - 10.1109/TPWRS.2003.814885

DO - 10.1109/TPWRS.2003.814885

M3 - Article

VL - 18

SP - 1116

EP - 1124

JO - IEEE Transactions on Power Systems

JF - IEEE Transactions on Power Systems

SN - 0885-8950

IS - 3

ER -